Brace+Verilog, very lightweight transpiler that maps brace-based block syntax to SystemVerilog.
语言:OCaml · GitHub 星标:4 · Fork:0
在 GitHub 上查看原仓库